

Fig 1

Transmit 201 Receive 202




Fig 2




Fig 3

Packet

400






Fig 4


1005664 110704

Payload 511



F. 3. 5

T. 1



10045604 - 10704




Fig 7





Fig 8

1045634.410701



sync + packet type

Fig 9A




FIG.10

Fig 9B

910




Fig. 9C




Fig 10




Fig 11

10045604 440704
10045604 440704

10045604 1007604




Fig 12

1. **Introduction**

2. **Background**

3. **Method**

4. **Results**

5. **Conclusion**

6. **References**

7. **Appendix**

8. **Table 1**

9. **Table 2**

10. **Table 3**

11. **Table 4**

12. **Table 5**

13. **Table 6**

14. **Table 7**

15. **Table 8**

16. **Table 9**

17. **Table 10**

18. **Table 11**

19. **Table 12**

20. **Table 13**

21. **Table 14**

22. **Table 15**

23. **Table 16**

24. **Table 17**

25. **Table 18**

26. **Table 19**

27. **Table 20**

28. **Table 21**

29. **Table 22**

30. **Table 23**

31. **Table 24**

32. **Table 25**

33. **Table 26**

34. **Table 27**

35. **Table 28**

36. **Table 29**

37. **Table 30**

38. **Table 31**

39. **Table 32**

40. **Table 33**

41. **Table 34**

42. **Table 35**

43. **Table 36**

44. **Table 37**

45. **Table 38**

46. **Table 39**

47. **Table 40**

48. **Table 41**

49. **Table 42**

50. **Table 43**

51. **Table 44**

52. **Table 45**

53. **Table 46**

54. **Table 47**

55. **Table 48**

56. **Table 49**

57. **Table 50**

58. **Table 51**

59. **Table 52**

60. **Table 53**

61. **Table 54**

62. **Table 55**

63. **Table 56**

64. **Table 57**

65. **Table 58**

66. **Table 59**

67. **Table 60**

68. **Table 61**

69. **Table 62**

70. **Table 63**

71. **Table 64**

72. **Table 65**

73. **Table 66**

74. **Table 67**

75. **Table 68**

76. **Table 69**

77. **Table 70**

78. **Table 71**

79. **Table 72**

80. **Table 73**

81. **Table 74**

82. **Table 75**

83. **Table 76**

84. **Table 77**

85. **Table 78**

86. **Table 79**

87. **Table 80**

88. **Table 81**

89. **Table 82**

90. **Table 83**

91. **Table 84**

92. **Table 85**

93. **Table 86**

94. **Table 87**

95. **Table 88**

96. **Table 89**

97. **Table 90**

98. **Table 91**

99. **Table 92**

100. **Table 93**

101. **Table 94**

102. **Table 95**

103. **Table 96**

104. **Table 97**

105. **Table 98**

106. **Table 99**

107. **Table 100**

108. **Table 101**

109. **Table 102**

110. **Table 103**

111. **Table 104**

112. **Table 105**

113. **Table 106**

114. **Table 107**

115. **Table 108**

116. **Table 109**

117. **Table 110**

118. **Table 111**

119. **Table 112**

120. **Table 113**

121. **Table 114**

122. **Table 115**

123. **Table 116**

124. **Table 117**

125. **Table 118**

126. **Table 119**

127. **Table 120**

128. **Table 121**

129. **Table 122**

130. **Table 123**

131. **Table 124**

132. **Table 125**

133. **Table 126**

134. **Table 127**

135. **Table 128**

136. **Table 129**

137. **Table 130**

138. **Table 131**

139. **Table 132**

140. **Table 133**

141. **Table 134**

142. **Table 135**

143. **Table 136**

144. **Table 137**

145. **Table 138**

146. **Table 139**

147. **Table 140**

148. **Table 141**

149. **Table 142**

150. **Table 143**

151. **Table 144**

152. **Table 145**

153. **Table 146**

154. **Table 147**

155. **Table 148**

156. **Table 149**

157. **Table 150**

158. **Table 151**

159. **Table 152**

160. **Table 153**

161. **Table 154**

162. **Table 155**

163. **Table 156**

164. **Table 157**

165. **Table 158**

166. **Table 159**

167. **Table 160**

168. **Table 161**

169. **Table 162**

170. **Table 163**

171. **Table 164**

172. **Table 165**

173. **Table 166**

174. **Table 167**

175. **Table 168**

176. **Table 169**

177. **Table 170**

178. **Table 171**

179. **Table 172**

180. **Table 173**

181. **Table 174**

182. **Table 175**

183. **Table 176**

184. **Table 177**

185. **Table 178**

186. **Table 179**

187. **Table 180**

188. **Table 181**

189. **Table 182**

190. **Table 183**

191. **Table 184**

192. **Table 185**

193. **Table 186**

194. **Table 187**

195. **Table 188**

196. **Table 189**

197. **Table 190**

198. **Table 191**

199. **Table 192**

200. **Table 193**

201. **Table 194**

202. **Table 195**

203. **Table 196**

204. **Table 197**

205. **Table 198**

206. **Table 199**

207. **Table 200**

208. **Table 201**

209. **Table 202**

210. **Table 203**

211. **Table 204**

212. **Table 205**

213. **Table 206**

214. **Table 207**

215. **Table 208**

216. **Table 209**

217. **Table 210**

218. **Table 211**

219. **Table 212**

220. **Table 213**

221. **Table 214**

222. **Table 215**

223. **Table 216**

224. **Table 217**


225. **Table 218**

226. **Table 219**

227. **Table 220**

228. **Table 221**

229. <



Fi 3

Send Packet
w Preemption




Fig 14

445604 445604 445604




Fig 15

FIG. 16

Switch Network

1630






Fig 16



1701

Preserving Packet Order w/ Transaction



1702

No Packet or Transaction Ordering

Fig 17




Fig 18

10010001 10010001





Fig 19B

10045004 110704



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

Fig 20 " 10704

TOGETHER TOGETHER




Fig 21A




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24

10045601 110701




Fig 26

10045604.410704
T020T T05400




Fig 27




Fig 28

10043001 10204

10045601 110701




Fig 29

Multiport Memory Device 3000




Fig 30

Physical Layer




Fig 31

Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					⋮		

Fig 32

Access Layer (Receive)




Fig 33

FIG. 34




Fig 34





Fig 35

Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A

PORT ADDRESS




Fig 37B




Fig 38A




Fig 38B

FIG. 39A

3920

3921




Fig 39A

3940

3950




Fig 39B




Fig 40




Fig 41




Fig 42A




Fig 42B





Fig 42C

4301

Half line




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

4302


Half line



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43



LD = 1, iHF = 0, iPTR = "001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44




Fig 45

FD40F FD95400F




Fig 46




Fig 47A




Fig 47B




Fig 48A




Fig 48B




Fig. 49A




Fig 49B